

# **PALM INTRANET**

Day: Wednesday Date: 9/4/2002 Time: 13:26:14

### **Inventor Name Search Result**

Your Search was:

Last Name = OCHOA First Name = ROLAND

Application#	Patent#	Status	Date Filed	Title	Inventor Name
08709858	5812470	150	09/10/1996	APPARATUS, SYSTEM AND METHOD FOR IDENTIFYING SEMICONDUCTOR MEMORY ACCESS MODES	OCHOA, ROLAND
08915271	<u>5901099</u>	150	08/22/1997	MEMORY DEVICE WITH A SENSE AMPLIFIER	OCHOA , ROLAND
09137636	6058058	150	08/20/1998	MEMORY DEVICE WITH A SENSE AMPLIFIER	OCHOA , ROLAND
09137893	5940338	150	08/20/1998	MEMORY DEVICE WITH A SENSE AMPLIFIER	OCHOA , ROLAND
08077182	Not Issued	161	06/15/1993	INTEGRATED CIRCUIT HAVING CIRCUITRY THAT ALLOWS FOR INTERNAL IC TESTING	OCHOA, ROLAND
08959239	6161052	150	10/28/1997	METHOD FOR IDENTIFYING A COMPONENT WITH PHYSICAL CHARACTERIZATION	OCHOA , ROLAND
09185880	6347394	150	11/04/1998	A BUFFERING CIRCUIT EMBEDDED IN AN INTEGRATED CIRCUIT DEVICE MODULE USED FOR BUFFERING CLOCKS AND OTHER INPUTS SIGNALS	OCHOA, ROLAND
08559195	5615158	150	11/13/1995	SENSE AMPLIFIER CIRCUIT FOR DETECTING DEGRADATION OF DIGIT LINES AND METHOD THEREOF	OCHOA , ROLAND
08822480	5742549	150	03/24/1997	SENSE AMPLIFIER CIRCUIT FOR DETECTING DEGRADATION OF DIGIT LINES AND METHOD THEREOF	OCHOA , ROLAND



<u>08881946</u>	5864565	150	06/25/1997	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	OCHOA , ROLAND
08619808	5627785	150	03/15/1996	MEMORY DEVICE WITH A SENSE AMPLIFIER	OCHOA , ROLAND
09266499	6054682	150	03/11/1999	METHOD AND SYSTEM FOR REDUCING WATER VAPOR IN INTEGRATED CIRCUIT PACKAGES PRIOR TO REFLOW	OCHOA , ROLAND
08783573	5744978	150	01/15/1997	VARIABLE LOAD DEVICE RESPONSIVE TO A CIRCUIT PARAMETER	OCHOA, ROLAND
08353404	Not Issued	168	12/09/1994	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	OCHOA , ROLAND
09175518	6314538	150	10/20/1998	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	OCHOA , ROLAND
08959231	6289292	150	10/28/1997	SYSTEM FOR IDENTIFYING A COMPONENT WITH PHYSICAL CHARACTERIZATION	OCHOA , ROLAND
09350316	Not Issued	071	07/09/1999	SOFT ERROR DETECTION FOR DIGITAL SIGNAL PROCESSORS	OCHOA , ROLAND
09940010	Not Issued	030	08/27/2001	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR	OCHOA, ROLAND

				COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	
09497295	6172924	150	02/03/2000	MEMORY DEVICE WITH A SENSE AMPLIFIER	OCHOA, ROLAND

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another:	ОСНОА	ROLAND	
Inventor		Search	

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



# PALM INTRANET

Day: Wednesday Date: 9/4/2002 Time: 13:27:06

### **Inventor Name Search Result**

Your Search was:

Last Name = COWAN First Name = GREGORY

T-12-11-11-11-11-11-11-11-11-11-11-11-11-					
Application#	Patent#	Status	Date Filed	Title	Inventor Name
08881946	5864565	150	06/25/1997	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	COWAN, GREGORY
08077182	Not Issued	161	06/15/1993	INTEGRATED CIRCUIT HAVING CIRCUITRY THAT ALLOWS FOR INTERNAL IC TESTING	COWAN , GREGORY L.
<u>09175518</u>	6314538	150	10/20/1998	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	COWAN , GREGORY L.
08681527	5787097	150	07/22/1996	OUTPUT DATA COMPRESSION SCHEME FOR USE IN TESTING IC MEMORIES	COWAN , GREGORY L.
09099831			06/18/1998	OUTPUT DATA COMPRESSION SCHEME FOR USE IN TESTING IC MEMORIES	COWAN , GREGORY L.
08353404	Not Issued	168	12/09/1994	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION	COWAN , GREGORY L.

				CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	
09940010	Not Issued	030	08/27/2001	SEMICONDUCTOR	COWAN,
3 (3)		2 *		The state of the s	GREGORY L.
Taran Maria	* + 2)	- "		HAVING COMPRESSION	
*		*		CIRCUITRY FOR	
	2.1			COMPRESSING TEST	
	0			DATA, AND THE TEST	
1 2 2				SYSTEM AND METHOD	
				FOR UTILIZING THE	
<b>.</b>		+4		SEMICONDUCTOR	*
107211				INTEGRATED CIRCUIT	

Inventor Search Completed: No Records to Display.

	Last Name	First Name
Search Another:	COWAN	GREGORY
Inventor		Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



# PALM INTRANET

Day: Wednesday Date: 9/4/2002 Time: 13:27:39

## **Inventor Name Search Result**

Your Search was:

Last Name = PIERCE

First Name = KIM

Application#	Patent#	Status	Date Filed	Title	Inventor Name	
08795531	6154410	150	02/05/1997	METHOD AND APPARATUS FOR REDUCING ANTIFUSE PROGRAMMING TIME	PIERCE, KIM	
08591238	Not Issued	161	01/17/1996	METHOD AND APPARATUS FOR STORAGE OF TEST RESULTS WITHIN AN INTEGRATED CIRCUIT	PIERCE , KIM	
08813767	5982656	150	03/07/1997	METHOD AND APPARATUS FOR CHECKING THE RESISTANCE OF PROGRAMMABLE ELEMENTS	PIERCE, KIM	
08813525	6185705	150	03/07/1997	METHOD AND APPARATUS FOR CHECKING THE RESISTANCE OF PROGRAMMABLE ELEMENTS	PIERCE , KIM	
08881946	5864565	150	06/25/1997	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	PIERCE, KIM	
09032417	6194738	150	02/27/1998	METHOD AND APPARATUS FOR STORAGE OF TEST RESULTS WITHIN AN INTEGRATED CIRCUIT	PIERCE, KIM	
08077182	Not Issued	161	06/15/1993	INTEGRATED CIRCUIT HAVING CIRCUITRY THAT ALLOWS FOR INTERNAL IC TESTING	PIERCE , KIM M.	



<u>09175518</u>	6314538	150	10/20/1998	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	PIERCE , KIM M.
08886195	5935263	150	07/01/1997	METHOD AND APPARATUS FOR MEMORY ARRAY COMPRESSED DATA TESTING	PIERCE , KIM M.
09096279	6178532	150	06/11/1998	ON-CHIP CIRCUIT AND METHOD FOR TESTING MEMORY DEVICES	PIERCE , KIM M.
08783623	5706238	150	01/14/1997	SELF CURRENT LIMITING ANTIFUSE CIRCUIT	PIERCE , KIM M.
08353404	Not Issued	168	12/09/1994	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT	PIERCE , KIM M.
08611419	5631862	150	03/05/1996	SELF CURRENT LIMITING ANTIFUSE CIRCUIT	PIERCE , KIM M.
09531023	6365421	150	03/20/2000	METHOD AND APPARATUS FOR STORAGE OF TEST RESULTS WITHIN AN INTEGRATED CIRCUIT	PIERCE, KIM
09777036	Not Issued	019	02/05/2001	METHOD AND APPARATUS FOR CHECKING THE RESISTANCE OF PROGRAMMABLE ELEMENTS	PIERCE, KIM
09940010	Not Issued	030	08/27/2001	SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE	PIERCE, KIM M.

			SEMICONDUCTOR INTEGRATED CIRCUIT	
09769031	Not Issued	093	ON-CHIP CIRCUIT AND METHOD FOR TESTING MEMORY DEVICES	PIERCE, KIM M.

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another:	PIERCE	KIM	
Inventor		Search	

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page